Application No.: 10/623,538 Docket No.: 501.35917CC5

Art Unit: 2818 Page 2

AMENDMENTS TO THE CLAIMS

This listing of claims will replace all prior versions, and listings, of claims in the application.

Listing of Claims:

÷

1. - 22. (Canceled)

23. (Currently Amended) A microprocessor on a semiconductor substrate comprising:

a central processing unit;

a flash memory array including:

a first region to be stored therein with a program f or the central processing unit, and

a second region to be stored therein with information,

wherein the first and the second region includes electrically erasable and programmable non-volatile memory elements each of which has a layer to store electrons;

a volatile memory circuit capable of storing the information therein; and

a peripheral circuit of the flash memory array coupled to the volatile memory circuit.

wherein the information is transferred from the second region to the volatile memory circuit in response to an initialization operation of the microprocessor, and then the peripheral circuit is controlled by the information stored in the volatile memory circuit.

Application No.: 10/623,538

Art Unit: 2818

-ξ

Docket No.: 501.35917CC5

Page 3

24. (Previously Presented) A microprocessor according to claim 23, wherein the initialization operation includes a reset operation of the semiconductor integrated circuit.

25. (Previously Presented) A microprocessor according to claim 23, wherein the electrically erasable and programmable non-volatile memory elements each includes a control gate.

26. (Previously Presented) A microprocessor according to claim 25, wherein the electrically erasable and programmable non-volatile memory elements each include a floating gate as the layer to store electrons.

27. (Previously Presented) A microprocessor according to claim 23, wherein said information comprises trimming data.